



Extracting Peak Performance for your Applications on Frontera with MVAICH2 Libraries

A Talk at Frontera User Meeting (Jan'21)

by

Hari Subramoni

The Ohio State University

E-mail: subramon@cse.ohio-state.edu

<http://www.cse.ohio-state.edu/~subramon>



Follow us on

<https://twitter.com/mvapich>


Overview of the MVAPICH2 Project

- High Performance open-source MPI Library
- Support for multiple interconnects
 - InfiniBand, Omni-Path, Ethernet/iWARP, RDMA over Converged Ethernet (RoCE), and AWS EFA
- Support for multiple platforms
 - x86, OpenPOWER, ARM, Xeon-Phi, GPGPUs (NVIDIA and AMD)
- Started in 2001, first open-source version demonstrated at SC '02
- Supports the latest MPI-3.1 standard
- <http://mvapich.cse.ohio-state.edu>
- Additional optimized versions for different systems/environments:
 - MVAPICH2-X (Advanced MPI + PGAS), since 2011
 - MVAPICH2-GDR with support for NVIDIA GPGPUs, since 2014
 - MVAPICH2-MIC with support for Intel Xeon-Phi, since 2014
 - MVAPICH2-Virt with virtualization support, since 2015
 - MVAPICH2-EA with support for Energy-Awareness, since 2015
 - MVAPICH2-Azure for Azure HPC IB instances, since 2019
 - MVAPICH2-X-AWS for AWS HPC+EFA instances, since 2019
- Tools:
 - OSU MPI Micro-Benchmarks (OMB), since 2003
 - OSU InfiniBand Network Analysis and Monitoring (INAM), since 2015



- Used by more than 3,125 organizations in 89 countries
- More than 1.2 Million downloads from the OSU site directly
- Empowering many TOP500 clusters (Nov '20 ranking)
 - 4th, 10,649,600-core (Sunway TaihuLight) at NSC, Wuxi, China
 - 9th, 448, 448 cores (Frontera) at TACC
 - 14th, 391,680 cores (ABCI) in Japan
 - 21th, 570,020 cores (Nurion) in South Korea and many others
- Available with software stacks of many vendors and Linux Distros (RedHat, SuSE, OpenHPC, and Spack)
- Partner in the 9th ranked TACC Frontera system
- Empowering Top500 systems for more than 16 years

Architecture of MVAPICH2 Software Family (for HPC and DL)



* Upcoming

Production Quality Software Design, Development and Release

- Rigorous Q&A procedure before making a release
 - Exhaustive unit testing
 - Various test procedures on diverse range of platforms and interconnects
 - Test 19 different benchmarks and applications including, but not limited to
 - OMB, IMB, MPICH Test Suite, Intel Test Suite, NAS, Scalapak, and SPEC
 - Spend about 18,000 core hours per commit
 - Performance regression and tuning
 - Applications-based evaluation
 - Evaluation on large-scale systems
- All versions (alpha, beta, RC1 and RC2) go through the above testing

Automated Procedure for Testing Functionality

- Test OMB, IMB, MPICH Test Suite, Intel Test Suite, NAS, Scalapak, and SPEC
- Tests done for each build done build “buildbot”
- Test done for various different **combinations** of *environment variables* meant to trigger different communication paths in MVAPICH2

Summary of all tests for one commit

Results Grid for QA-PATCHES/master with 513d83 with test list runs
Do you want to see all the results?

Branch Filter

master	master-v	master-x	next-gdr	mv2x-mv2gdr-merge-gdr	mv2x-mv2gdr-merge-x	next-v	master-ea	mv2x-mv2gdr-merge	master-gdr
next-ea	ruhela/nextgdr	next-gds							

Revision Filter All 513d83 be173f 7a0537 9074b3 33c936 9cf7b8 ae118f 211aa5 479e88 a119ed

Cluster Filter All nowlab ri gordon stampede r2 hpcac ibmfrs0 talapas talapas-ln1

Counted Runs Total Runs Test List Count Success Rate Lost Rate Failure Rate Running Rate

971	971	1399	70.06%	10.49%	19.34%	0.1%
<div style="background-color: #2e7131; color: white; padding: 5px; display: inline-block;">971</div> <div style="background-color: #ff9933; color: white; padding: 5px; display: inline-block;">1399</div> <div style="background-color: #cc0000; color: white; padding: 5px; display: inline-block;">19.34%</div> <div style="background-color: #336699; color: white; padding: 5px; display: inline-block;">70.06%</div> <div style="background-color: #669933; color: white; padding: 5px; display: inline-block;">10.49%</div> <div style="background-color: #800000; color: white; padding: 5px; display: inline-block;">0.1%</div>						

gen2

Groups / Types -->	compilation	imb	imb4	imb4-cuds	intel	mpibench	mpich2	mpich2-cyclic	ras	ras-btor	scalapeck
collectives allgather	N/A	513d83	513d83	N/A		513d83 2.1 2.2 4 6	N/A	513d83	513d83	N/A	513d83
collectives allgather 1	N/A	513d83	513d83	N/A		513d83 2.1 2.2 4 6	N/A	513d83	513d83	N/A	513d83
collectives allgather 2	N/A	513d83	513d83	N/A		513d83 2.1 2.2 4 6	N/A	513d83	513d83	N/A	513d83

Summary of an individual test

Results for mvapich2 Testing Lists Grid History Latest My Tests

mvapich2-QA-PATCHES/master gen2 mpich2 basic_1

gen2 mpich2 basic_1

mvapich2 / mvapich2-git / QA-PATCHES/master Branch Grid 513d83 Rev Grid 597858

Status: passed JobID: 597858 Branch: QA-PATCHES/master Revision: 513d83216d8a61a70d041e33390900c0cbe53b44 Channel: gen2 Group: basic_1 Type: mpich2 Cluster: ri Results ID: 55027858 Builder Location: /home/runner/mvapich2/install/QA-PATCHES/master/basic/513d83216d8a61a70d041e33390900c0cbe53b44/gcc/ Running Location: /home/runner/mvapich2(exports/513d83216d8a61a70d041e33390900c0cbe53b44/597858) Log Location: /home/runner/mvapich2(exports/513d83216d8a61a70d041e33390900c0cbe53b44/597858.slrn) Results Location: /home/runb0d/mvapich2/results/55027858/ Owners(s): Hosts: node973.node132 Start Time: Jan. 5, 2020, 6:24 p.m. End Time: Jan. 5, 2020, 11:39 p.m. Runtime: 5:14:28s

Details of individual combinations in one test

mvapich2 mvapich2-git QA-PATCHES/master Branch Grid 513d83 Rev Grid 597858 Results

View Results Log File

gen2 - Combination: 1

CFLAGS: Part ENV

1 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

2 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

3 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

4 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

5 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

6 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=0 MV2_USE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

7 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_SMP_USE__LMIC2=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=1 MV2_SE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_USE__RDMA_CM=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

8 MV2_DEBUG_SHOW_BACKTRACE=1 MV2_CKPT_USE__AGGREGATION=0 MV2_SMP_USE__LMIC2=0 MV2_USE__UD_HYBRID=0 MV2_ON_DEMAND_THRESHOLD=1 MV2_SE__UD_ZCOPY=0 USE__MPIRUN_RSH=1 MV2_USE__RDMA_CM=1 MV2_CPU_BINDING_LEVEL=SOCKET MV2_CPU_BINDING_POLICY=SCATTER MV2_USE__BITONIC_COMM_SPLIT=1 MV2_BITONIC_COMM_SPLIT_LIBRARY_THRESHOLD=1 MV2_SMP_PRIORITY_FACTOR=64 LD_LIBRARY_PATH=/opt/protobif2.6.0/lib;/opt/protobif2.5/lib;/opt/gcc9.1.0/lib64;/opt/intel/2017/compliers_and_libraries_2017.1.132/linux/mkl/mlib/intel64;/opt/cuda/9.0/lib;/opt/cuda/9.0/lib64;/opt/cuda/9.0/lib

Scripts to Determine Performance Regression

- Automated method to identify performance regression between different commits
- Tests different MPI primitives
 - Point-to-point; Collectives; RMA
- Works with different
 - Job Launchers/Schedulers
 - SLURM, PBS/Torque, JSM
 - Works with different interconnects
- Works on multiple HPC systems
- Works on CPU-based and GPU-based systems

Performance regression of mvapich2-2.3rc2-x-3e5551 and mvapich2-masterx-2950c8 on FRONTERA (cascadelake architecture) Thu Aug 15 09:23:48 CDT 2019

OLD_TUNEVAR=

NEW_TUNEVAR=

Legend

Dark Green : Performance of mvapich2-masterx-2950c8 is more than 5 % better than mvapich2-2.3rc2-x-3e5551

Light Green : Performance of mvapich2-masterx-2950c8 is less than 5 % better than mvapich2-2.3rc2-x-3e5551

Grey : Performance of mvapich2-masterx-2950c8 is same as mvapich2-2.3rc2-x-3e5551

Light Red : Performance of mvapich2-masterx-2950c8 is less than 5 % worse compared to mvapich2-2.3rc2-x-3e5551

Dark Red : Performance of mvapich2-masterx-2950c8 is more than 5 % worse compared to mvapich2-2.3rc2-x-3e5551

Inter-node																	
getbw	1	2	4	8	16	32	64	128	256	512	1K	2K	4K	8K	SK	IM	
putbibw	1.32 1.24 2.2%	2.13 1.13 4.4%	4.36 3.35 4.4%	8.57 7.57 4.4%	16.39 15.35 5.5%	32.07 31.05 5.5%	64.43 59.43 5.5%	128.64 123.64 5.5%	256.90 249.90 5.5%	512.21 492.21 3.5%	1K.21 104.21 3.5%	2K.21 203.4.04 3.5%	4K.59 388.50 2.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
putbw	1.42 1.41 2.2%	2.19 1.18 4.4%	4.42 3.42 4.4%	8.41 7.41 4.4%	16.36 15.35 4.4%	32.05 31.04 4.4%	64.41 59.41 4.4%	128.64 123.64 4.4%	256.87 249.87 4.4%	512.21 492.21 3.5%	1K.21 104.21 3.5%	2K.21 203.4.04 3.5%	4K.59 388.50 2.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
acclat	1.22 1.22 2.2%	2.29 1.29 2.2%	4.21 3.21 2.2%	8.13 7.13 2.2%	16.13 15.13 2.2%	32.05 31.04 2.2%	64.21 59.21 2.2%	128.64 123.64 2.2%	256.87 249.87 2.2%	512.21 492.21 3.5%	1K.21 104.21 3.5%	2K.21 203.4.04 3.5%	4K.59 388.50 2.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
getlat	1.96 1.96 0.5%	2.19 1.96 0.5%	4.19 1.95 0.5%	8.16 1.95 0.5%	16.16 1.95 0.5%	32.06 1.95 0.5%	64.16 1.95 0.5%	128.64 1.95 0.5%	256.87 1.95 0.5%	512.21 1.95 0.5%	1K.21 104.21 0.5%	2K.21 203.4.04 0.5%	4K.59 388.50 0.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
putlat	1.59 1.59 0.5%	2.18 1.58 0.5%	4.19 1.58 0.5%	8.16 1.58 0.5%	16.16 1.58 0.5%	32.06 1.58 0.5%	64.16 1.58 0.5%	128.64 1.58 0.5%	256.87 1.58 0.5%	512.21 1.58 0.5%	1K.21 104.21 0.5%	2K.21 203.4.04 0.5%	4K.59 388.50 0.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
lat	1.09 1.10 0.5%	2.12 1.12 0.5%	4.12 1.12 0.5%	8.12 1.12 0.5%	16.12 1.12 0.5%	32.06 1.12 0.5%	64.12 1.12 0.5%	128.64 1.12 0.5%	256.87 1.12 0.5%	512.21 1.12 0.5%	1K.21 104.21 0.5%	2K.21 203.4.04 0.5%	4K.59 388.50 0.5%	8K.33 800.98 0.5%	SK.37 1007.5.08 0.5%	IM.32 117.21.43 0.5%	
bibw	0.01 6.02 99.5%	2.84 12.41 28.5%	17.67 24.90 29.5%	35.26 50.43 30.5%	69.95 102.34 31.5%	139.10 209.77 33.5%	277.80 441.25 33.5%	477.61 906.82 33.5%	1014.76 1649.39 41.1%	1906.89 2984.43 38.8%	512.06 5576.41 36.3%	1K.06 7606.62 37.9%	2K.06 2974.96 36.3%	4K.06 5983.62 29.7%	8K.00 8808.00 -4%	SK.06 117.21.21 -4%	IM.06 117.21.73 -4%
bw	5.20 5.62 5.5%	2.65 11.37 22.70	18.55 45.17 88.18	37.12 70.05 17.5%	70.05 140.56 20.5%	140.56 277.59 17.5%	277.59 334.34 23.5%	334.34 97.70 29.5%	97.70 164.93 29.5%	164.93 2984.43 32.5%	512.21 2513.05 12.5%	1K.21 2513.05 12.5%	2K.21 3894.56 1%	4K.21 5642.22 4%	8K.21 7440.25 -1%	SK.21 9152.05 -1%	IM.21 117.21.43 -1%
mbw_mr	1.643958.72 5611922.55 1.7%	2.652819.64 5658039.25 17.5%	4.6601.58 3642174.30 17.5%	8.661994.45 5311734.90 17.5%	16.0316.86 5312786.53 20.5%	32.86219.34 53242117.68 22.5%	64.2120.34 5945467.49 22.5%	128.4122.35 5710061.67 30.5%	256.4122.35 5710061.67 30.5%	512.4122.35 5710061.67 26.5%	1K.4122.35 5710061.67 26.5%	2K.4122.35 5710061.67 26.5%	4K.4122.35 5710061.67 26.5%	8K.4122.35 5710061.67 26.5%	SK.4122.35 5710061.67 26.5%	IM.4122.35 5710061.67 26.5%	


128 process collective tests

osu_allgather	1	2	4	8	16	32	64	128	256	512	1K	2K	4K	8K	16K	32K	64K	128K	256K	512K	IM
osu_allgather	21.83 17.34 20%	23.72 16.16 31%	22.11 21.16 21%	24.40 17.28 26%	28.29 17.87 29%	38.99 18.99 29%	58.70 21.65 44%	77.85 26.24 8%	66.45 63.03 5%	105.64 102.18 3%	914.13 1272.69 80%	230.34 1272.69 88%	726.91 502.60 36%	1197.84 555.89 -6%	2460.79 247.50 -3%	3996.50 5516.63 18%	6274.14 10428.17 12%	13385.82 20449.20 22%	20382.71 43000.04 0%	102436.87 88526.72 0%	IM.37 117.21.43 -1%
osu_allgatherv	1	2	4	8	16	32	64	128	256	512	1K	2K	4K	8K	16K	32K	64K	128K	256K	512K	IM
osu_allgatherv	25.66 21.91 14%	27.61 22.04 20%	25.41 19.47 23%	27.68 20.73 25%	31.34 23.41 35%	40.98 26.92 38%	78.11 52.92 62%	133.69 103.20 53%	207.27 143.21 35%	505.08 329.41 54%	529.16 284.32 49%	558.27 328.46 49%	689.62 461.61 7%	1176.09 8898.46 6%	1253.11 5468.24 18%	2416.61 8788.46 16%	2461.61 8898.46 16%	2461.61 8788.46 16%	11721.43 21588.64 14%	43244.00 102924.40 14%	IM.37 117.21.43 -1%
osu_allreduce	4	8	16	32	64	128	256	512	1K	2K	4K	8K	16K	32K	64K	128K	256K	512K	IM	2M	4M
osu_allreduce	36.82 19.08 48%	32.90 22.28 32%	32.66 19.37 40%	33.15 19.37 41%	36.90 26.90 39%	41.44 27.06 26%	58.13 27.06 44%	69.81 20.73 44%	66.45 63.03 45%	105.64 102.18 43%	914.13 1272.69 7%	230.34 1272.69 6%	726.91 502.60 1%	1197.84 555.89 9%	2460.79 247.50 9%	3996.50 5516.63 51%	6274.14 10428.17 51%	13385.82 20449.20 17%	20382.71 43000.04 10%	102436.87 88526.72 5%	IM.37 117.21.43 -1%

Designing (MPI+X) for Exascale

- Scalability for million to billion processors
 - Support for highly-efficient inter-node and intra-node communication (both two-sided and one-sided)
- Scalable Collective communication
 - Offloaded
 - Non-blocking
 - Topology-aware
- Balancing intra-node and inter-node communication for next generation multi-/many-core (128-1024 cores/node)
 - Multiple end-points per node
- Support for efficient multi-threading
- Integrated Support for GPGPUs and Accelerators
- Fault-tolerance/resiliency
- QoS support for communication and I/O
- Support for Hybrid MPI+PGAS programming
 - MPI + OpenMP, MPI + UPC, MPI + OpenSHMEM, CAF, MPI + UPC++...
- Virtualization
- Energy-Awareness

MVAPICH2 Release Timeline and Downloads





MVAPICH2 Software Family

Requirements	Library
MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2
Optimized Support for Microsoft Azure Platform with InfiniBand	MVAPICH2-Azure
Advanced MPI features/support (UMR, ODP, DC, Core-Direct, SHArP, XPMEM), OSU INAM (InfiniBand Network Monitoring and Analysis),	MVAPICH2-X
Advanced MPI features (SRD and XPMEM) with support for Amazon Elastic Fabric Adapter (EFA)	MVAPICH2-X-AWS
Optimized MPI for clusters with NVIDIA GPUs and for GPU-enabled Deep Learning Applications	MVAPICH2-GDR
Energy-aware MPI with Support for InfiniBand, Omni-Path, Ethernet/iWARP and, RoCE (v1/v2)	MVAPICH2-EA
MPI Energy Monitoring Tool	OEMT
InfiniBand Network Analysis and Monitoring	OSU INAM
Microbenchmarks for Measuring MPI and PGAS Performance	OMB

Overview of MVAPICH2 Features

- Job start-up
- Transport Type Selection
- Collectives
- Support for MPI Tools (MPI_T) Interface
- Solutions for NVIDIA/AMD GPU-enabled Systems
- MPI-based Deep Learning for CPUs and GPUs
- Accelerating Data Science Applications
- Application Specific Tuning


Startup Performance on TACC Frontera



- MPI_Init takes 31 seconds on 229,376 processes on 4,096 nodes
- All numbers reported with 56 processes per node

New designs available from **MVAPICH2-2.3.4**

Transport Protocol Selection in MVAPICH2




- Both UD and RC/XRC have benefits
 - **Hybrid for the best of both**
- Enabled by configuring MVAPICH2 with the `--enable-hybrid`
- Available since MVAPICH2 1.7 as integrated interface

Parameter	Significance	Default	Notes
MV2_USE_UD_HYBRID	<ul style="list-style-type: none">• Enable / Disable use of UD transport in Hybrid mode	Enabled	<ul style="list-style-type: none">• Always Enable
MV2_HYBRID_ENABLE_THRESHOLD_SIZE	<ul style="list-style-type: none">• Job size in number of processes beyond which hybrid mode will be enabled	1024	<ul style="list-style-type: none">• Uses RC/XRC connection until job size < threshold
MV2_HYBRID_MAX_RC_CONN	<ul style="list-style-type: none">• Maximum number of RC or XRC connections created per process• Limits the amount of connection memory	64	<ul style="list-style-type: none">• Prevents HCA QP cache thrashing

- Refer to **Running with Hybrid UD-RC/XRC** section of MVAPICH2 user guide for more information

Impact of DC Transport Protocol on Neuron

Neuron with YuEtAl2012




Overhead of RC protocol for connection establishment and communication

- Up to **76%** benefits over MVAPICH2 for Neuron using Direct Connected transport protocol at scale
 - VERSION 7.6.2 master (f5a1284) 2018-08-15
- Numbers taken on bbpv2.epfl.ch
 - Knights Landing nodes with 64 ppn
 - ./x86_64/special -mpi -c stop_time=2000 -c is_split=1 parinit.hoc
 - Used “runtime” reported by execution to measure performance
- Environment variables used
 - MV2_USE_DC=1
 - MV2_NUM_DC_TGT=64
 - MV2_SMALL_MSG_DC_POOL=96
 - MV2_LARGE_MSG_DC_POOL=96
 - MV2_USE_RDMA_CM=0

Available from MVAPICH2-X 2.3rc2 onwards

Collective Communication in MVAPICH2



Run-time flags:


All shared-memory based collectives : MV2_USE_SHMEM_COLL (Default: ON)

Hardware Mcast-based collectives : MV2_USE_MCAST (Default : OFF)


CMA and XPMEM-based collectives are in MVAPICH2-X

Hardware Multicast-aware MPI_Bcast on TACC Frontera


(Nodes=2K, PPN=28)




Latency (us)



Latency (us)



Latency (us)




- MCAST-based designs improve latency of MPI_Bcast by up to **2X at 2,048 nodes**
- Use `MV2_USE_MCAST=1` to enable MCAST-based designs

Offloading with Scalable Hierarchical Aggregation Protocol (SHArP)




- Management and execution of MPI operations in the network by using SHArP
 - Manipulation of data while it is being transferred in the switch network
- SHArP provides an abstraction to realize the reduction operation
 - Defines Aggregation Nodes (AN), Aggregation Tree, and Aggregation Groups
 - AN logic is implemented as an InfiniBand Target Channel Adapter (TCA) integrated into the switch ASIC *
 - Uses RC for communication between ANs and between AN and hosts in the Aggregation Tree *

More details in the tutorial "SHARPv2: In-Network Scalable Streaming Hierarchical Aggregation and Reduction Protocol" by Devendar Bureddy (NVIDIA/Mellanox)



* Bloch et al. Scalable Hierarchical Aggregation Protocol (SHArP): A Hardware Architecture for Efficient Data Reduction

Performance of Collectives with SHARP on TACC Frontera



Optimized SHARP designs in MVAPICH2-X


Up to 9X performance improvement with SHARP over MVAPICH2-X default for 1ppn MPI_Barrier, **6X** for 1ppn MPI_Reduce and **5X** for 1ppn MPI_Allreduce

B. Ramesh , K. Suresh , N. Sarkauskas , M. Bayatpour , J. Hashmi , H. Subramoni , and D. K. Panda, Scalable MPI Collectives using SHARP: Large Scale Performance Evaluation on the TACC Frontera System, ExaMPI2020 - Workshop on Exascale MPI 2020, Nov 2020.

Optimized Runtime Parameters: MV2_ENABLE_SHARP = 1

Performance Engineering Applications using MVAPICH2 and TAU

- Enhance existing support for MPI_T in MVAPICH2 to expose a richer set of performance and control variables
- Get and display MPI Performance Variables (PVARs) made available by the runtime in TAU
- Control the runtime's behavior via MPI Control Variables (CVARs)
- Introduced support for new MPI_T based CVARs to MVAPICH2
 - MPIR_CVAR_MAX_INLINE_MSG_SZ, MPIR_CVAR_VBUF_POOL_SIZE, MPIR_CVAR_VBUF_SECONDARY_POOL_SIZE
- TAU enhanced with support for setting MPI_T CVARs in a non-interactive mode for uninstrumented applications
- S. Ramesh, A. Maheo, S. Shende, A. Malony, H. Subramoni, and D. K. Panda, *MPI Performance Engineering with the MPI Tool Interface: the Integration of MVAPICH and TAU*, *EuroMPI/USA '17, Best Paper Finalist*



Available in MVAPICH2

VBUF usage without CVAR based tuning as displayed by ParaProf


Name	MaxValue	MinValue	MeanValue	Std. Dev.	NumSamples	Total
mv2_total_vbuf_memory (Total amount of memory in bytes used for VBUFs)	3,313,056	3,313,056	3,313,056	0	1	3,313,056
mv2_ud_vbuf_allocated (Number of UD VBUFs allocated)	0	0	0	0	0	0
mv2_ud_vbuf_available (Number of UD VBUFs available)	0	0	0	0	0	0
mv2_ud_vbuf_freed (Number of UD VBUFs freed)	0	0	0	0	0	0
mv2_ud_vbuf_inuse (Number of UD VBUFs inuse)	0	0	0	0	0	0
mv2_ud_vbuf_max_use (Maximum number of UD VBUFs used)	0	0	0	0	0	0
mv2_vbuf_allocated (Number of VBUFs allocated)	320	320	320	0	1	320
mv2_vbuf_available (Number of VBUFs available)	255	255	255	0	1	255
mv2_vbuf_freed (Number of VBUFs freed)	25,545	25,545	25,545	0	1	25,545
mv2_vbuf_inuse (Number of VBUFs inuse)	65	65	65	0	1	65
mv2_vbuf_max_use (Maximum number of VBUFs used)	65	65	65	0	1	65
num_malloc_calls (Number of MPI_MALLOC calls)	89	89	89	0	1	89

VBUF usage with CVAR based tuning as displayed by ParaProf



Name	MaxValue	MinValue	MeanValue	Std. Dev.	NumSamp...	Total
mv2_total_vbuf_memory (Total amount of memory in bytes used for VBUFs)	1,815,056	1,815,056	1,815,056	0	1	1,815,056
mv2_ud_vbuf_allocated (Number of UD VBUFs allocated)	0	0	0	0	0	0
mv2_ud_vbuf_available (Number of UD VBUFs available)	0	0	0	0	0	0
mv2_ud_vbuf_freed (Number of UD VBUFs freed)	0	0	0	0	0	0
mv2_ud_vbuf_inuse (Number of UD VBUFs inuse)	0	0	0	0	0	0
mv2_ud_vbuf_max_use (Maximum number of UD VBUFs used)	0	0	0	0	0	0
mv2_vbuf_allocated (Number of VBUFs allocated)	160	160	160	0	1	160
mv2_vbuf_available (Number of VBUFs available)	94	94	94	0	1	94
mv2_vbuf_freed (Number of VBUFs freed)	5,479	5,479	5,479	0	1	5,479
mv2_vbuf_inuse (Number of VBUFs inuse)	66	66	66	0	1	66

Application-Level Evaluation (Cosmo) and Weather Forecasting in Switzerland

Wilkes GPU Cluster



CSCS GPU cluster



- 2X improvement on 32 GPUs nodes
- 30% improvement on 96 GPU nodes (8 GPUs/node)



[Cosmo model: <http://www2.cosmo-model.org/content/tasks/operational/meteoSwiss/>](http://www2.cosmo-model.org/content/tasks/operational/meteoSwiss/)

On-going collaboration with CSCS and MeteoSwiss (Switzerland) in co-designing MV2-GDR and Cosmo Application

C. Chu, K. Hamidouche, A. Venkatesh, D. Banerjee , H. Subramoni, and D. K. Panda, Exploiting Maximal Overlap for Non-Contiguous Data Movement Processing on Modern GPU-enabled Systems, IPDPS'16



MVAPICH2-GDR: Enhanced Derived Datatype

- Kernel-based and GDRCOPY-based one-shot packing for inter-socket and inter-node communication
- Zero-copy (packing-free) for GPUs with peer-to-peer direct access over PCIe/NVLink



MVAPICH2-GDR: Support for Real-Time Compression


- Designs GPU-assisted on-the-fly message compression show **37% higher GFLOPs** for the AWP-ODC on Frontera-Liquid and Frontera-Longhorn
- *Will be available in future MVAPICH2-GDR releases*




Q. Zhou, C. Chu, N. S. Kumar, P. Kousha, S. M. Ghazimirsaeed, H. Subramoni and D. K. Panda, “Designing High-Performance MPI Libraries with On-the-fly Compression for Modern GPU Clusters”, IPDPS’20 (Accepted to be presented)

MVAPICH2-GDR ROCm Support for AMD GPUs


Intra-Node Point-to-Point Latency




Inter-Node Point-to-Point Latency



Allreduce – 64 GPUs (8 nodes, 8 GPUs Per Node)




Bcast – 64 GPUs (8 nodes, 8 GPUs Per Node)



Corona Cluster - ROCm-3.9.0 (mi50 AMD GPUs)

Available with MVAPICH2-GDR 2.3.5


MVAPICH2 (MPI)-driven Infrastructure for ML/DL Training



More details available from: <http://hidl.cse.ohio-state.edu>


Deep Learning: New Challenges for Runtimes

- **Scale-up:** Intra-node Communication
 - Many improvements like:
 - NVIDIA cuDNN, cuBLAS, NCCL, etc.
 - CUDA 9 Co-operative Groups
- **Scale-out:** Inter-node Communication
 - DL Frameworks – most are optimized for single-node only
 - Distributed (Parallel) Training is an emerging trend
 - **OSU-Caffe – MPI-based**
 - Microsoft CNTK – MPI/NCCL2
 - Google TensorFlow – gRPC-based/MPI/NCCL2
 - Facebook Caffe2 – Hybrid (NCCL2/Gloo/MPI)
 - PyTorch



Distributed TensorFlow on TACC Frontera (2,048 CPU nodes with 114,688 cores)


- Scaled TensorFlow to 2048 nodes on Frontera using MVAPICH2
- MVAPICH2 and IntelMPI give similar performance for DNN training
- Report a peak of **260,000 images/sec** on 2,048 nodes
- On 2048 nodes, ResNet-50 can be trained in **7 minutes!**



A. Jain, A. A. Awan, H. Subramoni, DK Panda, "Scaling TensorFlow, PyTorch, and MXNet using MVAPICH2 for High-Performance Deep Learning on Frontera", DLS '19 (SC '19 Workshop).

Distributed TensorFlow on ORNL Summit (1,536 GPUs)

- ResNet-50 Training using TensorFlow benchmark on SUMMIT -- 1536 Volta GPUs!
- 1,281,167 (1.2 mil.) images
- Time/epoch = 3 seconds
- Total Time (90 epochs)
 $= 3 \times 90 = 270$ seconds = **4.5 minutes!**




*We observed issues for NCCL2 beyond 384 GPUs


Platform: The Summit Supercomputer (#2 on Top500.org) – 6 NVIDIA Volta GPUs per node connected with NVLink, CUDA 10.1

Accelerating cuDF Merge – Longhorn (TACC Frontera GPU Subsystem)

2.91x better on average



2.90x better on average




A. Shafi , J. Hashmi , H. Subramoni , and D. K. Panda, Efficient MPI-based Communication for GPU-Accelerated Dask Applications,
<https://arxiv.org/abs/2101.08878>


MPI4Dask 0.1 release
(<http://hibd.cse.ohio-state.edu>)

Accelerating cuML with MVAPICH2-GDR on Longhorn


K-Means




Linear Regression



Nearest Neighbors



Truncated SVD




M. Ghazimirsaeed , Q. Anthony , A. Shafi , H. Subramoni , and D. K. Panda, Accelerating GPU-based Machine Learning in Python using MPI Library: A Case Study with MVAPICH2-GDR, MLHPC Workshop, Nov 2020

Applications-Level Tuning: Compilation of Best Practices

- MPI runtime has many parameters
- Tuning a set of parameters can help you to extract higher performance
- Compiled a list of such contributions through the MVAPICH Website
 - http://mvapich.cse.ohio-state.edu/best_practices/
- Initial list of applications
 - Amber
 - HoomDBlue
 - HPCG
 - Lulesh
 - MILC
 - Neuron
 - SMG2000
 - Cloverleaf
 - SPEC (LAMMPS, POP2, TERA_TF, WRF2)
- **Soliciting additional contributions, send your results to mvapich-help at cse.ohio-state.edu.**
- **We will link these results with credits to you.**


Amber: Impact of Tuning Eager Threshold



Data Submitted by: Dong Ju Choi @ UCSD

- Tuning the Eager threshold has a significant impact on application performance by avoiding the synchronization of rendezvous protocol and thus yielding better communication computation overlap
- 19% improvement in overall execution time at 256 processes
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
 - `MV2_IBA_EAGER_THRESHOLD=131072`
 - `MV2_VBUF_TOTAL_SIZE=131072`
- Input files used
 - Small: [MDIN](#)
 - Large: [PMTOP](#)

Neuron: Impact of Tuning Transport Protocol



Data Submitted by Mahidhar Tatineni @ SDSC


- UD-based transport protocol selection benefits the SMG2000 application
- 15% and 27% improvement is seen for 768 and 1,024 processes respectively
- Library Version: MVAPICH2 2.2
- MVAPICH Flags used
 - `MV2_USE_ONLY_UD=1`
- Input File
 - [YuEtAl2012](#)
- System Details
 - Comet@SDSC
 - Haswell nodes with dual 12-cores socket per node and Mellanox FDR (56 Gbps) network.

MVAPICH2 – Plans for Exascale

- Performance and Memory scalability toward 1-10M cores
- Hybrid programming (MPI + OpenSHMEM, MPI + UPC, MPI + CAF ...)
 - MPI + Task*
- Enhanced Optimization for GPU Support and Accelerators
- Taking advantage of advanced features of Mellanox InfiniBand
 - Tag Matching*
 - Adapter Memory*
 - Bluefield based offload*
- Enhanced communication schemes for upcoming architectures
 - Intel Optane*
 - BlueField*
 - CAPI*
- Extended topology-aware collectives
- Extended Energy-aware designs and Virtualization Support
- Extended Support for MPI Tools Interface (as in MPI 3.0)
- Extended FT support
- Support for * features will be available in future MVAPICH2 Releases

Funding Acknowledgments

Funding Support by



Equipment Support by



Acknowledgments to all the Heroes (Past/Current Students and Staffs)

Current Students (Graduate)

- Q. Anthony (Ph.D.)
- M. Bayatpour (Ph.D.)
- C.-C. Chun (Ph.D.)
- A. Jain (Ph.D.)
- K. S. Khorassani (Ph.D.)
- P. Kousha (Ph.D.)
- N. S. Kumar (M.S.)
- B. Ramesh (Ph.D.)
- K. K. Suresh (Ph.D.)
- N. Sarkauskas (Ph.D.)

Past Students

- A. Awan (Ph.D.)
- A. Augustine (M.S.)
- P. Balaji (Ph.D.)
- R. Biswas (M.S.)
- S. Bhagvat (M.S.)
- A. Bhat (M.S.)
- D. Buntinas (Ph.D.)
- L. Chai (Ph.D.)
- B. Chandrasekharan (M.S.)
- S. Chakraborty (Ph.D.)
- N. Dandapanthula (M.S.)
- V. Dhanraj (M.S.)
- C.-H. Chu (Ph.D.)
- T. Gangadharappa (M.S.)
- K. Gopalakrishnan (M.S.)
- J. Hashmi (Ph.D.)
- W. Huang (Ph.D.)
- W. Jiang (M.S.)
- J. Jose (Ph.D.)
- M. Kedia (M.S.)
- S. Kini (M.S.)
- M. Koop (Ph.D.)
- K. Kulkarni (M.S.)
- R. Kumar (M.S.)
- S. Krishnamoorthy (M.S.)
- K. Kandalla (Ph.D.)
- M. Li (Ph.D.)

Past Post-Docs

- D. Banerjee
- X. Besson
- M. S. Ghazimeersaeed
- H.-W. Jin
- J. Lin
- M. Luo

Current Research Scientists

- S. Srivastava (M.S.)
- A. H. Tu (Ph.D.)
- S. Xu (Ph.D.)
- Q. Zhou (Ph.D.)

Current Senior Research Associate

- J. Hashmi

Current Software Engineers

- A. Reifsteck
- N. Shineman

Current Research Specialist

- J. Smith

Past Research Scientists

- K. Hamidouche
- S. Sur
- X. Lu

Past Programmers


- D. Bureddy
- J. Perkins

Past Research Specialist

- M. Arnold

Thank You!

panda@cse.ohio-state.edu



Network-Based Computing Laboratory

<http://nowlab.cse.ohio-state.edu/>



The High-Performance MPI/PGAS Project
<http://mvapich.cse.ohio-state.edu/>



High-Performance
Big Data

The High-Performance Big Data Project
<http://hibd.cse.ohio-state.edu/>



The High-Performance Deep Learning Project
<http://hidl.cse.ohio-state.edu/>